Targeting Conditional Operations in Sequential Test Pattern Generation
نویسندگان
چکیده
The goal of the paper is to propose a set of dedicated fault models targeting single stuck-at faults in hierarchical designs. These include hierarchical fault model for Functional Units, a functional model for multiplexers and a combined hierarchical-functional fault model for conditional operations. In the paper, the new fault models have been integrated to a high-level test path activation tool DECIDER. As comparative experiments show, extremely high fault coverages are achieved for sequential benchmarks with short run times.
منابع مشابه
A New and Fast Approach to Very Large Scale Integrated Sequential Circuit Test Generation
We present a new approach to automatic test pattern generation for very large scale integrated sequential circuit testing. This approach is more eecient than past test generation methods, since it exploits knowledge of potential circuit defects. Our method motivates a new combinatorial optimization problem, the Tour Covering Problem. We develop heuristics to solve this optimization problem, the...
متن کاملDiagnostic Test Pattern Generation for Sequential Circuits
A method to perform diagnostic test generation in sequential circuits by modifying a conventional test generator is presented. The method utilizes circuit netlist modification along with a forced value at a primary input in the modified circuit. Techniques to reduce the computational effort for diagnostic test pattern generation in sequential circuits are also presented. Speed-up of the diagnos...
متن کاملSoft Computing Approach To Automatic Test Pattern Generation For Sequential Vlsi Circuit
Due to the constant development in the integrated circuits, the automatic test pattern generation problem become more vital for sequential vlsi circuits in these days. Also testing of integrating circuits and systems has become a difficult problem. In this paper we have discussed the problem of the automatic test sequence generation using particle swarm optimization(PSO) and technique for struc...
متن کاملImproved built-in test pattern generators based on comparison units for synchronous sequential circuits
We propose several improvements to a previously proposed scheme of built-in test pattern generation for synchronous sequential circuits. The basic scheme consists of a parametrized structure for test pattern generation, where parameter values are determined randomly. The proposed improvements consist of an improved structure for test pattern generation that allows more flexibility in the determ...
متن کاملDeterministic Built-in Pattern Generation for Sequential Circuits
We present a new pattern generation approach for deterministic built-in self testing (BIST) of sequential circuits. Our approach is based on precomputed test sequences, and is especially suited to sequential circuits that contain a large number of flip-flops but relatively few controllable primary inputs. Such circuits, often encountered as embedded cores and as filters for digital signal proce...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2004